

Statement of Volatility – Dell PowerEdge R520

Dell PowerEdge R520 contains both volatile and non-volatile (NV) components. Volatile components lose their data immediately upon removal of power from the component. Non-volatile components continue to retain their data even after the power has been removed from the component. Components chosen as user-definable configuration options (those not soldered to the motherboard) are not included in the Statement of Volatility. Configuration option information (pertinent to options such as microprocessors, remote access controllers, and storage controllers) is available by component separately. The following NV components are present in the PowerEdge R520 server.

Item	Non-Volatile or Volatile	Quantity	Reference Designator	Size
Planer				
PCH Internal CMOS RAM	Non-Volatile	1	U39	256 Bytes
BIOS SPI Flash	Non-Volatile	1	U4-1	8 MB
iDRAC SPI Flash	Non-Volatile	1	U22-1	4 MB
BMC EMMC	Non-Volatile	1	U45	2 GB
System CPLD RAM	Volatile	1	U19	8 KB
System Memory	Volatile	Up to 6 per CPU	CPU1: DIMM1~DIMM6, CPU2: DIMM7~DIMM12	Up to 32GB per DIMM
Power Supplies				
PSU FW	Non-Volatile	1 per PSU	Varies by part number	Up to 2MB. Varies by part number
8x3.5" Backplane				
SEP internal flash	Non-Volatile	1	U_SEP	Flash:32KB+4KB EEPROM: 1KB

Item	Type (e.g. Flash PROM, EEPROM)	Can user programs or operating system write data to it during normal operation?	Purpose? (e.g. boot code)
Planer			
PCH Internal CMOS RAM	Battery-backed CMOS RAM	No	Real-time clock and BIOS configuration settings
BIOS SPI Flash	SPI Flash	Yes	Boot code, system configuration information, UEFI

Item	Type (e.g. Flash PROM, EEPROM)	Can user programs or operating system write data to it during normal operation?	Purpose? (e.g. boot code)
			environment, Flash Disceptor, ME
iDRAC SPI Flash	SPI Flash	No	iDRAC Uboot (bootloader), server managent persistent store (i.e. IDRAC MAC Address, iDRAC boot variables), lifecycle log cache, virtual planar FRU and EPPID, rac log, System Event Log,
BMC EMMC	eMMC NAND Flash	No	Operational iDRAC FW, Lifecycle Controller (LC) USC partition, LC service diags, LC OS drivers, USC firmware
CPU Vcore and VSA Regulators	OTP(one time programmable)	No	Operational parameters
System CPLD RAM	RAM	No	Not utilized
System Memory	RAM	Yes	System OS RAM
Power Supplies			
PSU FW	Embedded microcontroller flash	No	Power Supply operation, power management data and fault behaviors
8x3.5" Backplane			
SEP internal flash	Integrated Flash+EEPROM	No	Firmware + FRU

Item	How is data input to this memory?	How is this memory write protected?
Planer		
PCH Internal CMOS RAM	BIOS	N/A – BIOS only control
BIOS SPI Flash	SPI interface via iDRAC	Software write protected
iDRAC SPI Flash	SPI interface via iDRAC	Embedded iDRAC subsystem firmware actively controls sub area based write protection as needed.
BMC EMMC	NAND Flash interface via iDRAC	Embedded FW write protected
CPU Vcore and VSA	Once values are loaded into register	There are passwords for different
Regulators	space a cmd writes to nvm.	sections of the register space

Item	How is data input to this memory?	How is this memory write protected?
System CPLD RAM	Not utilized	Not accessible
System Memory	System OS RAM	System OS
System Memory	System OS	OS Control
Power Supplies		
PSU FW	Different vendors have different utilities and tools to load the data to memory. It can also be loaded by Dell Update Package from LC or OS (Windows and Linux)	Protected by the embedded microcontroller. Special keys are used by special vendor provided utilities to unlock the ROM with various CRC checks during load.
8x3.5" Backplane		
SEP internal flash	Firmware + FRU	I2C interface via iDRAC

NOTE: For any information that you may need, direct your questions to your Dell Marketing contact.

© 2013 Dell Inc.

 $Trademarks used in this text: Dell^{TM}, the DELL logo, and PowerEdge^{TM} are trademarks of Dell Inc.$